[GPU] Get PICA register access working
This commit is contained in:
@@ -1,12 +1,23 @@
|
||||
#pragma once
|
||||
#include <array>
|
||||
#include "helpers.hpp"
|
||||
#include "memory.hpp"
|
||||
|
||||
class GPU {
|
||||
Memory& mem;
|
||||
static constexpr u32 regNum = 0x300;
|
||||
std::array<u32, regNum> regs; // GPU internal registers
|
||||
|
||||
public:
|
||||
GPU(Memory& mem) : mem(mem) {}
|
||||
void clearBuffer(u32 startAddress, u32 endAddress, u32 value, u32 control);
|
||||
void reset();
|
||||
|
||||
// Used by the GSP GPU service for readHwRegs/writeHwRegs/writeHwRegsMasked
|
||||
u32 readReg(u32 address);
|
||||
void writeReg(u32 address, u32 value);
|
||||
|
||||
// Used when processing GPU command lists
|
||||
u32 readInternalReg(u32 index);
|
||||
void writeInternalReg(u32 index, u32 value, u32 mask);
|
||||
};
|
||||
Reference in New Issue
Block a user